# ESP32 Series SoC Errata



Version 2.8 Espressif Systems Copyright © 2024

www.espressif.com

# **About This Document**

This document details hardware errata and workarounds in the ESP32.

#### **Release Notes**

Date	Version	Release notes
2016-11	V1.0	Initial release.
2016-12	V1.1	Modified the MEMW command in Section 3.2.
2017-04	V1.2	Changed the description of Section 3.1; Added a bug in Section 3.8.
2017-06	V1.3	Added items 3.9 and 3.10
2018-02	V1.4	Corrected typos in the register names in Section 3.3.
2018-02	V1.5	Added Section 3.11.
2018-05	V1.6	Overall update.
2018-05	V1.7	Added Section 3.12.
2018-12	V1.8	Added Section 3.13: ESP32 TWAI Errata.
2020-03-16	V1.9	<ul> <li>Added chip revision 3 in Table 1-1</li> <li>Added note of fixes in sections 3.9 and 3.10</li> <li>Added Section 3.13.10</li> <li>Added Section 3.14</li> <li>Added documentation feedback link</li> </ul>
2020-05-08	V2.0	<ul> <li>Added Section 3.15</li> <li>Added Section 3.16</li> <li>Added a note in Section 3.3</li> <li>Updated the address ranges of space A and B in Section 3.10 and fixed a typo</li> </ul>
2020-05-14	V2.1	Added a note of fix in Section 3.8.
2020-06-08	V2.2	Added sections 3.17 and 3.18.
2020-09-25	V2.3	Updated section 3.16, and provided more information about UART FIFO read operation.
2022-10-13	v2.4	Added chip revision v1.1 and v3.1 Added Section 3.13.11 Added Section 3.19 Renamed this document as "ESP32 Series SoC Errata"
2022-11-23	v2.5	Added register GPIO_OUT_W1TS_REG in Section 3.3
2023-02-02	v2.6	Removed hall sensor from Section 3.11 according to PCN

Date	Version	Release notes
2023-09-19	v2.7	Updated Section 3.14 and 3.17 to provide more information Added Section 3.20 and 3.21
2024-07-29	v2.8	Added Section 3.22

#### **Documentation Change Notification**

Espressif provides email notifications to keep customers updated on changes to technical documentation. Please subscribe at <u>www.espressif.com/en/subscribe</u>. Note that you need to update your subscription to receive notifications of new products you are not currently subscribed to.

#### Certification

Download certificates for Espressif products from <u>www.espressif.com/en/certificates</u>.

# **Table of Contents**

1.	Chip	Revision Identification1
2.	Errat	a List3
3.	Errat	a Descriptions and Workarounds5
	3.1.	A spurious watchdog reset occurs when ESP32 is powered up or wakes up from Deep-sleep. 5
	3.2.	When the CPU accesses external SRAM through cache, under certain conditions read and write errors occur
	3.3.	When the CPU accesses peripherals and writes a single address repeatedly, some writes may be lost
	3.4.	The Brown-out Reset (BOR) function does not work. The system fails to boot up after BOR7
	3.5.	The CPU crashes when the clock frequency switches directly from 240 MHz to 80/160 MHz.7
	3.6.	GPIO pull-up and pull-down resistors for pads with both GPIO and RTC_GPIO functionality can only be controlled via RTC_GPIO registers
	3.7.	Audio PLL frequency range is limited
	3.8.	Due to the flash start-up time, a spurious watchdog reset occurs when ESP32 is powered up or wakes up from Deep-sleep
	3.9.	When the CPU accesses the external SRAM in a certain sequence, read & write errors may occur
	3.10.	When each CPU reads certain different address spaces simultaneously, a read error may occur
	3.11.	When certain RTC peripherals are powered on, the inputs of GPIO36 and GPIO39 will be pulled down for approximately 80 ns10
	3.12.	When the LEDC is in decremental fade mode, a duty overflow error may occur10
	3.13.	ESP32 TWAI Errata11
		3.13.1. Receive Error Counter (REC) is allowed to change whilst in reset mode or bus-off recovery
		3.13.2. Error status bit is not frozen during bus-off recovery
		3.13.3. Message transmitted after bus-off recovery is erroneous12
		3.13.4. Reading the interrupt register may lead to a transmit interrupt being lost12
		3.13.5. Receiving an erroneous data frame can cause the data bytes of the next received data frame to be invalid
		3.13.6. After losing arbitration, a dominant bit on the 3rd bit of intermission is not interpreted as an SOF

	3.13.7. When the 8th bit of the error delimiter is dominant, the error passive state is not entered
	3.13.8. Suspend transmission is included even after losing arbitration13
	3.13.9. When a stuff error occurs during arbitration whilst being transmitter, any errors in the subsequent error/overload frame will not increase the TEC14
	3.13.10.A negative phase error where  e  > SJW(N) will cause the remaining transmitted bits to be left shifted
	3.13.11.When the RX FIFO overruns with 64 or more messages, the RX FIFO becomes unrecoverable
3.14.	Within the same group of GPIO pins, edge interrupts cannot be used together with other interrupts15
3.15.	The ESP32 chip may have a live lock under certain conditions that will cause interrupt watchdog issue
3.16.	There are limitations to the CPU access to 0x3FF0_0000 ~ 0x3FF1_EFFF and 0x3FF4_0000 ~ 0x3FF7_FFFF address spaces
3.17.	UART fifo_cnt does not indicate the data length in FIFO correctly18
3.18.	CPU has limitations when accessing peripherals in chips18
3.19.	ULP coprocessor and touch sensors can not be used during Deep-sleep when RTC_PERIPH power domain is up
3.20.	RTC register read error may occur after the CPU wakes up from Light-sleep mode19
3.21.	When a CPU is interrupted while accessing five specific FIFO registers, subsequent CPU accesses will get halted
3.22.	ESP32 cannot be used as the PHY clock source if Wi-Fi and Ethernet are used at the same time



# **Chip Revision Identification**

The chip revision is identified by :

• the register APB\_CTRL\_DATE and eFuse identification bits, see the table below.

	Minor N	Number	Major Number					
Chip Revision	EFUSE_BLK0 _RDATA5[25]	EFUSE_BLK0 _RDATA5[24]	APB_CTRL_D ATE[31]	EFUSE_BLK0_R DATA5[20]	EFUSE_BLK0_R DATA3[15]			
v0.0	0	0	0	0	0			
v1.0	0	0	0	0	1			
v1.1	0	1	0	0	1			
v3.0	0	0	1	1	1			
v3.1	0	1	1	1	1			

#### Table 1-1. Chip Revision Identification by Register and eFuse Bits

#### Note:

- Chip revision v1.1 and v3.1 are optimized to target for more complex high temperature scenarios.
- For the design changes in chip revision v3.0, see ESP32 Chip Revision v3.0 User Guide.
- For more information about chip revision numbering scheme, see <u>Compatibility Advisory for Chip</u> <u>Revision Numbering Scheme</u>.
- Information about ESP-IDF release that supports a specific chip revision is provided in <u>ESP Product</u> <u>Selector</u>.
- Main Die line in chip marking, see the figure below.




Figure 1-1: Chip Marking Diagram

Chip Revision	Main Die
v1.0	xBxxxxxx
v1.1	xFxxxxxx
v3.0	xExxxxxx
v3.1	xGxxxxxx

 Table 1-2. Chip Revision Identification by Silk Print

The ESP32 series of chips includes ESP32-D0WD-V3, ESP32-D0WDR2-V3, ESP32-U4WDH, ESP32-S0WD, ESP32-D0WDQ6-V3, ESP32-D0WDQ, ESP32-D0WDQ6, ESP32-PICO-D4, ESP32-PICO-V3, and ESP32-PICO-V3-02, among which,

- ESP32-SOWD, ESP32-DOWD, ESP32-PICO-D4, and ESP32-DOWDQ6 are based on chip revision v1.0 or v1.1\*.
- ESP32-D0WD-V3, ESP32-D0WDR2-V3, ESP32-U4WDH, ESP32-D0WDQ6-V3, ESP32-PICO-V3, and ESP32-PICO-V3-02 are based on chip revision v3.0 or v3.1\*.

#### Dote:

- ESP32-S0WD, ESP32-D0WD, ESP32-PICO-D4, and ESP32-D0WDQ6 will be produced with chip revision v1.1 inside, see <u>PCN20220901</u>.
- ESP32-D0WD-V3, ESP32-D0WDQ6-V3, ESP32-D0WDR2-V3, ESP32-U4WDH, ESP32-PICO-V3, and ESP32-PICO-V3-02 will be produced with chip revision v3.1 inside see PCN20220901

The figure below shows the relation between chip revisions and chip variants.




Figure 1-2: Chip Revisions and Chip Variants



#### Table 2-1. Errata Summary

Section	Title	Affected Revisions					
0001011		v0.0	v1.0	v1.1	v3.0	v3.1	
Section 3.1	A spurious watchdog reset occurs when ESP32 is powered up or wakes up from Deep-sleep.	Y					
Section 3.2	When the CPU accesses external SRAM through cache, under certain conditions read and write errors occur.	Y					
Section 3.3	When the CPU accesses peripherals and writes a single address repeatedly, some writes may be lost.	Y					
Section 3.4	The Brown-out Reset (BOR) function does not work. The system fails to boot up after BOR.	Y					
Section 3.5	The CPU crashes when the clock frequency switches directly from 240 MHz to 80/160 MHz.	Y					
Section 3.6	GPIO pull-up and pull-down resistors for pads with both GPIO and RTC_GPIO functionality can only be controlled via RTC_GPIO registers.	Y	Y	Y	Y	Y	
Section 3.7	Audio PLL frequency range is limited.	Y					
Section 3.8	Due to the flash start-up time, a spurious watchdog reset occurs when ESP32 is powered up or wakes up from Deep-sleep.	Y	Y	Y			
Section 3.9	When the CPU accesses external SRAM in a certain sequence, read and write errors can occur.		Y	Y			
Section 3.10	When each CPU reads certain different address spaces simultaneously, a read error can occur.	Y	Y	Y			
Section 3.11	When certain RTC peripherals are powered on, the inputs of GPIO36 and GPIO39 will be pulled down for approximately 80 ns.	Y	Y	Y	Y	Y	
Section 3.12	When the LEDC is in decremental fade mode, a duty overflow error can occur.	Y	Y	Y	Y	Y	
Section 3.13	ESP32 TWAI Errata						
Section 3.13.1	Receive Error Counter (REC) is allowed to change whilst in reset mode or bus-off recovery.	Y	Y	Y	Y	Y	
Section 3.13.2	Error status bit is not frozen during bus-off recovery.	Y	Y	Y	Y	Y	
Section 3.13.3	Message transmitted after bus-off recovery is erroneous.	Y	Y	Y	Y	Y	



Section	Title		Affected Revisions					
Occuon	nie	v0.0	v1.0	v1.1	v3.0	v3.1		
Section 3.13.4	Reading the interrupt register can lead to a transmit interrupt being lost.	Y	Y	Y	Y	Y		
Section 3.13.5	Receiving an erroneous data frame can cause the data bytes of the next received data frame to be invalid.	Y	Y	Y	Y	Y		
Section 3.13.6	After losing arbitration, a dominant bit on the 3rd bit of intermission is not interpreted as an SOF.	Y	Y	Y	Y	Y		
Section 3.13.7	When the 8th bit of the error delimiter is dominant, the error passive state is not entered.	Y	Y	Y	Y	Y		
Section 3.13.8	Suspend transmission is included even after losing arbitration.	Y	Y	Y	Y	Y		
Section 3.13.9	When a stuff error occurs during arbitration whilst being transmitter, any errors in the subsequent error/overload frame will not increase the TEC.	Y	Y	Y	Y	Y		
Section 3.13.10	A negative phase error where $ e  > SJW(N)$ will cause the remaining transmitted bits to be left shifted.	Y	Y	Y	Y	Y		
Section 3.13.11	When the RX FIFO overruns with 64 or more messages, the RX FIFO becomes unrecoverable.	Y	Y	Y	Y	Y		
Section 3.14	Within the same group of GPIO pins, edge interrupts cannot be used together with other interrupts.	Y	Y	Y	Y	Y		
Section 3.15	The ESP32 chip may have a live lock under certain conditions that will cause interrupt watchdog issue.				Y	Y		
Section 3.16	There are limitations to the CPU access to 0x3FF0_0000 ~ 0x3FF1_EFFF and 0x3FF4_0000 ~ 0x3FF7_FFFF address spaces.	Y	Y	Y	Y	Y		
Section 3.17	UART fifo_cnt does not indicate the data length in FIFO correctly.	Y	Y	Y	Y	Y		
Section 3.18	CPU has limitations when accessing peripherals in chips.	Y	Y	Y	Y	Y		
Section 3.19	ULP coprocessors and touch sensors can not be used during Deep-sleep when RTC_PERIPH power domain is up.	Y	Y	Y	Y	Y		
Section 3.20	RTC register read error after wake-up from Light-sleep mode.	Y	Y	Y	Y	Y		
Section 3.21	When a CPU is interrupted while accessing five specific FIFO registers, subsequent CPU accesses will get halted.	Y	Y	Y	Y	Y		
Section 3.22	ESP32 cannot be used as the PHY clock source if Wi-Fi and Ethernet are used at the same time.	Y	Y	Y	Y	Y		



# Errata Descriptions and Workarounds

# 3.1. A spurious watchdog reset occurs when ESP32 is powered up or wakes up from Deep-sleep.

#### Workarounds:

When waking from Deep-sleep, this bug is worked around automatically in ESP-IDF v1.0 and newer.

During initial power-up the spurious watchdog reset cannot be worked around, but ESP32 will boot normally after this reset.

#### Workaround Details:

To work around the watchdog reset when waking from Deep-sleep, the CPU can execute a program from RTC fast memory. This program must clear the illegal access flag in the cache MMU as follows:

- 1. Set the PRO\_CACHE\_MMU\_IA\_CLR bit in DPORT\_PRO\_CACHE\_CTRL1\_REG to 1.
- 2. Clear this bit.

#### Fixes:

This issue is fixed in chip revision v1.0.

# 3.2. When the CPU accesses external SRAM through cache, under certain conditions read and write errors occur.

#### Details:

Access to external SRAM through cache will cause read and write errors if these operations are pipelined together by the CPU.

#### Workarounds:

There is no automatic workaround available in software.

#### Workaround Details:

If accessing external SRAM from chip revision v0.0, users must ensure that access is always one-way—only a write or a read can be in progress at a single time in the CPU pipeline.

The MEMW instruction can be used: insert \_\_asm\_\_("MEMW") after any read from external PSRAM that may be followed by a write to PSRAM before the CPU pipeline is flushed.



#### Fixes:

This issue is fixed in chip revision v1.0.

# 3.3. When the CPU accesses peripherals and writes a single address repeatedly, some writes may be lost.

#### **Details:**

Some ESP32 peripherals are mapped to two internal memory buses (AHB & DPORT). When written via DPORT, consecutive writes to the same address may be lost.

#### Workarounds:

This issue is automatically worked around in the drivers of ESP-IDF v1.0 and newer.

#### Workaround Details:

When writing the same register address (i.e., FIFO-like addresses) in sequential instructions, use the equivalent AHB address not the DPORT address.

(For other kinds of register writes, using DPORT registers will give better write performance.)

Registers	DPORT Addresses	AHB (Safe) Addresses
UART_FIFO_REG	0x3FF40000	0x6000000
UART1_FIFO_REG	0x3FF50000	0x60010000
UART2_FIFO_REG	0x3FF6E000	0x6002E000
I2S0_FIFO_RD_REG	0x3FF4F004	0x6000F004
I2S1_FIFO_RD_REG	0x3FF6D004	0x6002D004
GPIO_OUT_REG	0x3FF44004	0x60004004
GPIO_OUT_W1TS_REG	0x3FF44008	0x60004008
GPIO_OUT_W1TC_REG	0x3FF4400C	0x6000400C
GPIO_OUT1_REG	0x3FF44010	0x60004010
GPIO_OUT1_W1TS_REG	0x3FF44014	0x60004014
GPIO_OUT1_W1TC_REG	0x3FF44018	0x60004018
GPIO_ENABLE_REG	0x3FF44020	0x60004020
GPIO_ENABLE_W1TS_REG	0x3FF44024	0x60004024
GPIO_ENABLE_W1TC_REG	0x3FF44028	0x60004028
GPIO_ENABLE1_REG	0x3FF4402C	0x6000402C



Registers	DPORT Addresses	AHB (Safe) Addresses
GPIO_ENABLE1_W1TS_REG	0x3FF44030	0x60004030
GPIO_ENABLE1_W1TC_REG	0x3FF44034	0x60004034

#### Fixes:

This issue is fixed in chip revision v1.0.

#### 1 Notice:

Software cannot use AHB addresses to read FIFO.

# 3.4. The Brown-out Reset (BOR) function does not work. The system fails to boot up after BOR.

#### Workarounds:

There is no workaround for this issue.

#### Fixes:

This issue is fixed in chip revision v1.0.

## 3.5. The CPU crashes when the clock frequency switches directly from 240 MHz to 80/160 MHz.

#### Workarounds:

This issue is automatically worked around in ESP-IDF v2.1 and newer.

#### Workaround Details:

When switching frequencies, use intermediate frequencies as follows:

- (1) 2 MHz <-> 40 MHz <-> 80 MHz <-> 160 MHz
- (2) 2 MHz <->40 MHz <->240 MHz

#### Fixes:

This issue is fixed in chip revision v1.0.

#### 3.6. GPIO pull-up and pull-down resistors for pads with both GPIO and RTC\_GPIO functionality can only be controlled via RTC\_GPIO registers.

#### Details:

For these pads, the GPIO pull-up and pull-down configuration register fields are non-functional.



#### Workarounds:

This issue is automatically worked around when using GPIO drivers in ESP-IDF v2.1 or newer.

#### Workaround Details:

Use RTC\_GPIO registers for both GPIO and RTC\_GPIO functions.

#### 3.7. Audio PLL frequency range is limited.

#### Details:

When configuring the Audio PLL, configuration registers sdm0 & sdm1 are not used. This limits the range and precision of PLL frequencies which can be configured.

For chip revision v0.0, the Audio PLL frequency is calculated in hardware as follows:

 $f_{\text{out}} = \frac{f_{\text{xtal}}(sdm2+4)}{2(odiv+2)}$ 

For chip revision v1.0 onwards this bug is fixed and the Audio PLL frequency is calculated in hardware as follows:

$$f_{\text{out}} = \frac{f_{\text{xtal}}(sdm2 + \frac{sdm1}{2^8} + \frac{sdm0}{2^{16}} + 4)}{2(odiv+2)}$$

#### Workarounds:

The particular hardware frequency calculation is automatically accounted for when setting Audio PLL frequency via the I2S driver in ESP-IDF v3.0 and newer. However, the range and precision of available Audio PLL frequencies is still limited when using chip revision v0.0.

#### Fixes:

This issue is fixed in chip revision v1.0.

# 3.8. Due to the flash start-up time, a spurious watchdog reset occurs when ESP32 is powered up or wakes up from Deep-sleep.

#### Details:

If the ESP32 reads from the flash chip before it is ready, invalid data can cause booting to fail until a Watchdog Timer reset occurs. This can occur on power-on and on wake from Deep-sleep, if the ESP32 VDD\_SDIO is used to power the flash chip.



#### Workarounds:

- 1. Replace the flash chip with one with a fast start-up time (<800 µs from power-on to ready to read). This works around the issue for both power-on and wake from Deepsleep.
- 2. When waking from Deep-sleep, this issue is automatically worked around in ESP-IDF v2.0 and newer (the delay to wait can be configured if necessary). In this workaround, the CPU executes from RTC fast memory immediately after waking and a delay is added before continuing to read the program from flash.

#### Fixes:

This issue is fixed in chip revision v3.0.

## 3.9. When the CPU accesses the external SRAM in a certain sequence, read & write errors may occur.

#### Details:

This error may occur when the CPU executes the following instructions to access external SRAM:

#### store.x at0, as0, n

load.y at1, as1, m

In the pseudo-assembly instructions above, store.x represents an x-bit write operation, while load.y represents a y-bit read operation. as0+n and as1+m represent the same address in external SRAM.

- The instructions can be sequential or contained within the same pipeline (less than four intermediate instructions, and no pipeline flushes.)
- When x>=y, the data write may be lost. (**NOTE:** when both the load and the store refer to 32-bit values, the write is only lost if an interrupt occurs between the first and second instructions.)
- When x <y, data writes may be lost and invalid data may be read.

#### Workarounds:

This bug is automatically worked around when external SRAM use is enabled in ESP-IDF v3.0 and newer.

#### Workaround Details:

- When x>=y, insert four nop instructions between store.x and load.y.
- When x <y, insert a memw instruction between store.x and load.y.

#### Fixes:

This issue is fixed in chip revision v3.0.



# 3.10. When each CPU reads certain different address spaces simultaneously, a read error may occur.

#### **Details:**

Running in dual-core CPU mode, when one CPU bus reads address space A (0x3FF0\_0000 ~ 0x3FF1\_EFFF), while the other CPU bus reads address space B (0x3FF4\_0000 ~ 0x3FF7\_FFFF), an incorrect read may be generated on the CPU reading address space B.

#### Workarounds:

This issue is automatically worked around in ESP-IDF v3.0 and newer.

#### Workaround Details:

Either of the following workarounds can be used:

- When either CPU reads address space A, prevent the other CPU bus from reading address space B via locks and interrupts.
- Before reading address space A, disable interrupts and insert a read from address space B on the same CPU (read a non-FIFO register, e.g., 0x3FF40078).

#### Fixes:

This issue is fixed in chip revision v3.0.

# 3.11. When certain RTC peripherals are powered on, the inputs of GPIO36 and GPIO39 will be pulled down for approximately 80 ns.

#### Details:

Powering on the following RTC peripherals will trigger this issue:

- SAR ADC1
- SAR ADC2
- AMP

#### Workarounds:

When enabling power for any of these peripherals, ignore input from GPIO36 and GPIO39.

# 3.12. When the LEDC is in decremental fade mode, a duty overflow error may occur.

#### Details:

This issue may happen when the LEDC is in decremental fade mode and LEDC\_DUTY\_SCALE\_HSCH*n* is 1. If the duty is 2<sup>LEDC\_HSTIMERx\_DUTY\_RES</sup>, then the next one should be 2<sup>LEDC\_HSTIMERx\_DUTY\_RES</sup> – 1, however, the next duty is actually



 $2^{\text{LEDC}_{\text{HSTIMERx}_{\text{DUTY}_{\text{RES}+1}}}$ , which indicates a duty overflow error. (HSCH<sub>n</sub> refers to high-speed channel with <u>n</u> being 0-7; HSTIMER<sub>x</sub> refers to high-speed timer with <u>x</u> being 0-3.)

For low-speed channels, the same issue may also happen.

#### Workarounds:

This issue is automatically worked around in the LEDC driver since the ESP-IDF commit ID b2e264e and is released in ESP-IDF v3.1.

#### Workaround Details:

When using LEDC, avoid the concurrence of following three cases:

- 1. The LEDC is in decremental fade mode;
- 2. The scale register is set to 1;
- 3. The duty is 2LEDC\_HSTIMERx\_DUTY\_RES or 2LEDC\_LSTIMERx\_DUTY\_RES.

#### 3.13. ESP32 TWAI Errata

### 3.13.1. Receive Error Counter (REC) is allowed to change whilst in reset mode or bus-off recovery.

#### Details:

When the TWAI controller enters reset mode (e.g., by setting the RESET\_MODE bit or due to a bus-off condition) or when the TWAI controller undergoes bus-off recovery, the REC is still permitted to change. This can lead to the following cases:

- Whilst in reset mode or bus-off recovery, a changing REC can lead to the error status bit changing which in turn could trigger the error warning limit interrupt.
- During bus-off recovery, an REC > 0 can prevent the bus-off recovery process from completing.

#### Workarounds:

When entering reset mode, the TWAI controller should set the LISTEN\_ONLY\_MODE to freeze the REC. The desired mode of operation should be restored before exiting reset mode or when bus-off recovery completes.

#### 3.13.2. Error status bit is not frozen during bus-off recovery.

#### Details:

When the TWAI controller undergoes the bus-off recovery process, the controller must monitor 128 occurrences of the bus free signal (11 consecutive recessive bits) before it can become error active again. The number of bus-free signals remaining is indicated by the transmit error counter (TEC). Because the error status bit is not frozen during bus-off recovery, its value will change when the transmit error counter drops below the user-defined transmit error warning limit (96 by default) thus trigger the error warning limit interrupt before bus-off recovery has completed.



#### Workarounds:

When undergoing bus-off recovery, an error warning interrupt does not necessarily indicate the completion of recovery. Users should check the STATUS\_NODE\_BUS\_OFF bit to verify whether bus-off recovery has completed.

#### 3.13.3. Message transmitted after bus-off recovery is erroneous.

#### Details:

Upon completion of bus-off recovery, the next message that the TWAI controller transmits may be erroneous (i.e., does not adhere to TWAI frame format).

#### Workarounds:

Upon detecting the completion of bus-off recovery (via the error warning interrupt), the TWAI controller should enter then exit reset mode so that the controller's internal signals are reset.

#### 3.13.4. Reading the interrupt register may lead to a transmit interrupt being lost.

#### Details:

The TWAI controller's interrupt signals are cleared by reading the INTERRUPT\_REG. However, if a transmit interrupt occurs whilst the INTERRUPT\_REG is being read (i.e., in the same APB clock cycle), the transmit interrupt is lost.

#### Workarounds:

When a message is awaiting completion of transmission (i.e., transmission has been requested), users should also check the STATUS\_TRANSMIT\_BUFFER bit each time the INTERRUPT\_REG is read. A set STATUS\_TRANSMIT\_BUFFER bit whilst the TWAI\_TRANSMIT\_INT\_ST is not indicates a lost transmit interrupt.

### 3.13.5. Receiving an erroneous data frame can cause the data bytes of the next received data frame to be invalid.

#### Details:

When the TWAI controller is receiving a data frame and a bit or stuff error occurs in the data or CRC fields, some data bytes of the next received data frame may be shifted or lost. Therefore, the next received data frame (including those filtered out by the acceptance filter) should be considered invalid.

#### Workarounds:

Users can detect the errata triggering condition (i.e., bit or stuff error in the data or CRC field) by setting the INTERRUPT\_BUS\_ERR\_INT\_ENA and checking the ERROR\_CODE\_CAPTURE\_REG when a bus error interrupt occurs. If the errata condition is met, the following workarounds are possible:

• The TWAI controller can transmit a dummy frame with 0 data bytes to reset the controller's internal signals. It is advisable to select an ID for the dummy frame that can be filtered out by all nodes on the TWAI bus.



• Hardware reset the TWAI controller (will require saving and restoring the current register values).

### 3.13.6. After losing arbitration, a dominant bit on the 3rd bit of intermission is not interpreted as an SOF.

#### Details:

The CAN2.0B protocol stipulates that a dominant bit on the 3rd bit of intermission shall be interpreted as a Start of Frame (SOF). Therefore, nodes shall begin receiving or transmitting (i.e., competing for arbitration) the ID field on the next bit.

When the TWAI controller loses arbitration and the following intermission's 3rd bit is dominant, the TWAI controller will not interpret this as an SOF and will make no attempt to compete for arbitration (i.e., does not retransmit its frame).

#### Workarounds:

There is no workaround for this issue.

### 3.13.7. When the 8th bit of the error delimiter is dominant, the error passive state is not entered.

#### Details:

When the TWAI controller is the transmitter and has a TEC value between 120 and 127, transmitting an error frame will increment its TEC by 8 thus make the controller error passive (due to TEC becoming >= 128). However, if the 8th bit of the error delimiter is dominant, the TEC will still increment by 8 but the controller will not become error passive. Instead, the controller will become error passive when another error frame is transmitted. Note that the controller will still generate the required overload frame due to the dominant 8th bit.

#### Workarounds:

There is no workaround for this issue.

#### 3.13.8. Suspend transmission is included even after losing arbitration.

#### Details:

The CAN2.0B protocol stipulates that an error passive node that was the transmitter of a message shall add a suspend transmission field within the subsequent interframe space. However, error passive receivers shall not add a suspend transmission field.

When the TWAI controller is error passive and loses arbitration (hence becomes a receiver), it will still add a suspend transmission field in the subsequent interframe space. This results in the TWAI controller being late to start retransmission. Therefore, if another node transmits immediately after the interframe space is over, the TWAI controller will fail to compete for arbitration due to the other nodes not including a suspend transmission field in their interframe space (as per CAN2.0B specification).



#### Workarounds:

There is no workaround for this issue.

### 3.13.9. When a stuff error occurs during arbitration whilst being transmitter, any errors in the subsequent error/overload frame will not increase the TEC.

When a stuff error occurs during arbitration whilst being transmitter, the CAN2.0B protocol stipulates that an error frame be transmitted but the TEC should not increase (Exception 2 of Rule 3). The TWAI controller is able to fulfill these requirements without issue.

However, errors within the subsequent error/overload frames themselves will fail to increase the TWAI controller's TEC. Therefore, when a stuff error occurs during arbitration whilst being transmitter, the TEC will fail to increase in the following cases:

- Bit error in an active error flag or overload flag (Rule 4).
- Detecting too many dominant bits after the transmission of active error, passive error flag, and overload flags (Rule 6).

#### Workarounds:

There is no workaround for this issue.

### 3.13.10.A negative phase error where |e| > SJW(N) will cause the remaining transmitted bits to be left shifted.

#### Details:

When the TWAI controller encounters a recessive to dominant edge with a negative phase error (i.e., the edge is early), it will correct for the phase error using resynchronization as required by the CAN2.0B protocol. However, if the TWAI controller is acting as transmitter and encounters a negative phase error where e < 0 and |e| > SJW, the bits transmitted following the phase error will be left shifted by one bit. Thus, the transmitted frame's contents (i.e., DLC, data bytes, CRC sequence) will be corrupted.

#### Workarounds:

There is no workaround for this issue.

### 3.13.11.When the RX FIFO overruns with 64 or more messages, the RX FIFO becomes unrecoverable.

#### Details:

When the RX FIFO overruns with multiple messages, and the RX message counter reaches 64, the RX FIFO will become unrecoverable. Any message read from the RX FIFO will be invalid. Attempting to release a message from the RX FIFO will have no effect.

#### Workarounds:

The TWAI controller must be reset by software in order to recover the RX FIFO. This issue is automatically worked around in ESP-IDF v4.3 and newer.



# 3.14. Within the same group of GPIO pins, edge interrupts cannot be used together with other interrupts.

#### Details:

GPIO0 ~ GPIO31 share a set of interrupt configuration registers and belong to one group, GPIO32 ~ GPIO39 share another set of registers and belong to another group, and RTC GPIO0 ~ GPIO17 share yet another set of registers and belong to yet another group. If one GPIO pad within a group is configured with edge-triggered interrupt, then other interrupts (including both edge-triggered and level-triggered interrupts within that group cannot be configured.

There is no such limitation for level-triggered interrupts, which means, if there are no edgetriggered interrupts configured within a group, then there can be any number of leveltriggered interrupts in that group.

#### Reason:

When the following three sets of STATUS/W1TS/W1TC registers for GPIOs are being operated, edge-triggered interrupts may not be properly triggered within the same group.

- When the following registers are being operated, edge-triggered interrupts for GPIO\_STATUS\_REG may not be properly triggered:
  - GPIO\_STATUS\_W1TS\_REG
  - GPIO\_STATUS\_W1TC\_REG
  - GPIO\_STATUS\_REG
- When the following registers are being operated, edge-triggered interrupts for GPIO\_STATUS1\_REG may not be properly triggered:
  - GPIO\_STATUS1\_W1TS\_REG
  - GPIO\_STATUS1\_W1TC\_REG
  - GPIO\_STATUS1\_REG
- When the following registers are being operated, edge-triggered interrupts for RTCIO\_RTC\_GPIO\_STATUS\_REG may not be properly triggered:
  - RTCIO\_RTC\_GPIO\_STATUS\_W1TS\_REG
  - RTCIO\_RTC\_GPIO\_STATUS\_W1TC\_REG
  - RTCIO\_RTC\_GPIO\_STATUS\_REG

#### Workaround:

Simulate edge-triggered interrupts using level-triggered interrupts, as outlined below.

To trigger a GPIO interrupt on a rising edge, follow the steps:

1. Set the GPIO interrupt type to high.



2. After the CPU services the interrupt, change the GPIO interrupt type to low. A second interrupt occurs at this time, and the CPU needs to ignore the interrupt service routine.

To trigger a GPIO interrupt on a falling edge, follow the steps:

- 1. Set the GPIO interrupt type to low.
- 2. After the CPU services the interrupt, change the GPIO interrupt type to high. A second interrupt occurs at this time, and the CPU needs to ignore the interrupt service routine.

# 3.15. The ESP32 chip may have a live lock under certain conditions that will cause interrupt watchdog issue.

#### Details:

On ESP32 chip revision v3.0, when the following conditions are met at the same time, a live lock will occur, causing the CPUs to get stuck in the state of memory access and stop executing instructions.

- 1. Dual-core system.
- 2. Of the four Instruction/Data buses (IBUS/DBUS) that access external memory, three simultaneously initiate access requests to the same cache set, and all three requests result in cache misses.

#### Workarounds:

When a live lock occurs, software proactively or passively recognizes and unlocks the cache line contention, and then the two cores complete their respective cache operations one after another, following a first-come, first-served policy, to resolve the live lock. The detailed process is as follows:

- 1. If the live lock occurs when the instructions executed by the two cores are not in the critical section of the code, the various types of system interruptions will proactively release the cache line competition and resolve the live lock.
- 2. If the live lock occurs when the instructions executed by the two cores are located in the critical section of the code, the system will mask interrupts at level 3 and below. Therefore, software needs to set up a high priority (level 4 or 5) interrupt for each core in advance, connect the interrupts to the same timer, and configure an appropriate timeout threshold. The timer timeout interrupt generated by the live lock will force both cores to enter the high-priority interrupt handler, thereby releasing the IBUS of both cores to resolve the live lock. The live lock resolution process is completed in three stages:
  - (a) In the first stage, both cores wait for the CPU write buffer to be cleared.
  - (b) In the second stage, one core (Core 0) waits and the other core (Core 1) executes instructions.
  - (c) In the third stage, Core 1 waits and Core 0 executes instructions.



#### 3.16. There are limitations to the CPU access to 0x3FF0 0000 ~ 0x3FF1 EFFF and 0x3FF4 0000 ~ 0x3FF7 FFFF address spaces.

#### **Details:**

- 1. The CPU read operations that fall in these two address spaces are speculative. Speculative read operations can cause the behavior described by the program to be inconsistent with the actual behavior of the hardware.
- 2. If the two CPUs continuously access address space 0x3FF0 0000 ~ 0x3FF1 EFFF at the same time, some of the access may be lost.
- 3. When the CPU reads FIFO through the address space 0x3FF4 0000 ~ 0x3FF7\_0000, the FIFO read pointer is updated with delays. As the CPU frequency increases, the interval between two consecutive FIFO reads initiated by the CPU is shortened. When a new FIFO read request arrives, the FIFO read pointer has not been updated, causing the CPU to read the value of the previous FIFO read operation.

#### Workarounds:

Address space	Register	Operation	Chip Revision					
(Bus)	type	operation	v0.0	v1.0	v1.1	v3.0	v3.1	
0x3FF0_0000 ~		Write	$\checkmark$			~		
0x3FF1_EFFF and	Non-FIFO	Read	× (Se	e <u>3.10</u> )		I.1 v3.0	/	
0x3FF4_0000 ~ 0x3FF7_FFFF	FIFO	Write	★ (See <u>3.3</u> )	~				
(DPORT)	FIFU	Read	~			V		
	Non-FIFO	Write	~					
0x6000_0000 ~		Read	V					
0x6003_FFFF (AHB)		Write	~					
		Read	✗ (No such feature, unpredictable results)					
Legend								

1. Insert "MEMW" instruction before the CPU access operation that falls in these two address spaces. That is, in C/C++, software needs to always use the "volatile"

- × operation fails

attribute when accessing registers in these two address spaces.



2. When the CPU frequency is 160 MHz, add six "nop" between two consecutive FIFO reads. When the CPU frequency is 240 MHz, add seven "nop" between two consecutive FIFO reads.

# 3.17. UART fifo\_cnt does not indicate the data length in FIFO correctly.

#### Details:

When software uses DPORT to read UART fifo\_cnt, and such operation is interrupted, then fifo\_cnt will decrement by 1 erroneously.

#### Workarounds:

When using DPort to read fifo, calculate the real count based on the FIFO read and write offset address.

For example,

```
if (wr_addr > rd_addr) {
    len = wr_addr - rd_addr;
} else if (wr_addr < rd_addr){
    len = (wr_addr + 128) - rd_addr;
} else {
    len = fifo_cnt > 0 ? 128 : 0;
}
```

in the above code snippet, wr\_addr represents the FIFO write offset address, rd\_addr represents the FIFO read offset address, fifo\_cnt represents the number of valid bytes in the FIFO, len represents the correct number of valid bytes after calculation.

#### 3.18. CPU has limitations when accessing peripherals in chips.

#### Details:

As described in Section 3.3, 3.10 and 3.16, CPU has limitations when accessing peripherals in chips of different revisions using 0x3FF0\_0000 ~ 0x3FF1\_EFFF, 0x3FF4\_0000 ~ 0x3FF7\_FFFF, and 0x6000\_0000 ~ 0x6003\_FFFF.

#### 3.19. ULP coprocessor and touch sensors can not be used during Deep-sleep when RTC\_PERIPH power domain is up.

#### Details:

FAST\_CLK is the main working clock for ULP coprocessor and touch sensors. But if RTC\_PERIH power domain is powered on, the ULP coprocessor and touch sensors will receive the startup signal earlier than the clock management module, which causes the



ULP coprocessor and touch sensors working under SLOW\_CLK for a period of time, resulting in inaccurate working clock.

#### Workarounds:

There is no workaround for this issue.

# 3.20. RTC register read error may occur after the CPU wakes up from Light-sleep mode.

#### Details:

If an RTC peripheral is turned off in Light-sleep mode, there is a certain probability that after waking up from Light-sleep, the CPU of ESP32 will read the registers in the RTC power domain incorrectly.

#### Workarounds:

Users are suggested not to power down RTC peripherals in Light-sleep mode. There will be no impact on power consumption.

# 3.21. When a CPU is interrupted while accessing five specific FIFO registers, subsequent CPU accesses will get halted.

#### Details:

When the CPU attempts to read five FIFO registers 0x3FF40000 (UART0), 0x3FF50000 (UART1), 0x3FF6E000 (UART2), 0x3FF4F004 (I2S0), and 0x3FF6D004 (I2S1), and if an interrupt occurs, the read request will be interrupted. This will cause the bus bridge to be stuck in a state of waiting for the read request to end. Consequently, the subsequent access to the APB peripheral registers (0x3FF40000 ~ 0x3FF7FFFF or 0x60000000 ~ 0x6003FFFF) by any CPUs will be rejected and halted.

Writing to these five FIFO registers does not have such an issue.

#### Workarounds:

Disable CPU interrupts before reading these five FIFO registers. Enable CPU interrupts after read access.

# 3.22. ESP32 cannot be used as the PHY clock source if Wi-Fi and Ethernet are used at the same time.

#### Details:

In RMII working mode, the Ethernet MAC and PHY require a common 50 MHz reference clock (i.e., the RMII clock). If Wi-Fi and Ethernet are used simultaneously, the RMII clock cannot be generated by the internal APLL clock, as it would result in clock instability.

#### Workarounds:



- If you want to use the internal APLL to generate the reference clock, you need to disable Wi-Fi.
- If you want to use both Ethernet and Wi-Fi simultaneously, you need to use an external PHY or external clock source to provide the reference clock.



Espressif IoT Team www.espressif.com

#### **Disclaimer and Copyright Notice**

Information in this document, including URL references, is subject to change without notice.

THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2024 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.